|
|
Behavioral modeling in
HDL (VHDL/ Verilog) and C/C++. Development of cycle
accurate simulation models in C or C++ with/without
HDL (PLI/ FLI) wrappers. |
|
|
RTL design, coding and
verification from specifications to synthesizable
VHDL/ Verilog code. |
|
|
Logic synthesis and timing
analysis |
|
|
Pre-silicon design verification
for functionality and timing including development
of test benches, test vectors, and test automation
tools. FPGA validation for new ASICs/SoCs. |
|
|
Post-silicon verification/
validation. |
